



TEMIC

Siliconix

Si9407DY**P-Channel Enhancement-Mode MOSFET****Product Summary**

V _{DS} (V)	r _{D(on)} (Ω)	I _D (A)
-60	0.150 @ V _{GS} = -10 V	±3.0
	0.240 @ V _{GS} = -4.5 V	±2.4

**Absolute Maximum Ratings (T_A = 25°C Unless Otherwise Noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-60	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C) ^a	I _D	±3.0	A
		±2.4	
Pulsed Drain Current	I _{DM}	±12	
Continuous Source Current (Diode Conduction) ^a	I _S	-2.5	
Maximum Power Dissipation ^a	P _D	2.5	W
		1.6	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	50	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1203.

TEMIC

Si9407DY

Siliconix







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)





Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-1			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$		± 100		nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$		-1		μA
		$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		-10		
On-State Drain Current ^b	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	-12			A
Drain-Source On-State Resistance ^b	$r_{DS(\text{on})}$	$V_{GS} = -10 \text{ V}, I_D = 3.0 \text{ A}$		0.11	0.150	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = 1.6 \text{ A}$		0.15	0.24	
Forward Transconductance ^b	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -3.0 \text{ A}$		5.5		S
Diode Forward Voltage ^b	V_{SD}	$I_S = -2.5 \text{ A}, V_{GS} = 0 \text{ V}$		-0.9	-1.2	V
Dynamic^a						
Total Gate Charge	Q_g	$V_{DS} = -30 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -3.0 \text{ A}$		24.6	50	nC
Gate-Source Charge	Q_{gs}			3.5		
Gate-Drain Charge	Q_{gd}			7.5		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -25 \text{ V}, R_L = 25 \Omega$ $I_D \equiv -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		11	30	ns
Rise Time	t_r			13	40	
Turn-Off Delay Time	$t_{d(\text{off})}$			55	100	
Fall Time	t_f			20	45	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -3.0 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		80	120	

Notes

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics (25°C Unless Otherwise Noted)



Si9407DY**Typical Characteristics (25°C Unless Otherwise Noted)****Source-Drain Diode Forward Voltage****On-Resistance vs. Gate-to-Source Voltage****Threshold Voltage****Single Pulse Power****Normalized Thermal Transient Impedance, Junction-to-Ambient**